|
|
|
|
| LEADER |
00000naa a2200000 a 4500 |
| 003 |
AR-LpUFIB |
| 005 |
20250423183247.0 |
| 008 |
230201s2018 xx o 000 0 eng d |
| 024 |
8 |
|
|a DIF-M8324
|b 8544
|z DIF007617
|
| 040 |
|
|
|a AR-LpUFIB
|b spa
|c AR-LpUFIB
|
| 100 |
1 |
|
|a Pousa, Adrián
|9 45554
|
| 245 |
1 |
0 |
|a Optimization of throughput, fairness and energy efficiency on asymmetric multicore systems via OS scheduling.
|
| 300 |
|
|
|a 1 archivo (813,8 kB)
|
| 500 |
|
|
|a Formato de archivo PDF. -- Este documento es producción intelectual de la Facultad de Informática - UNLP (Colección BIPA/Biblioteca)
|
| 520 |
|
|
|a Most of chip multiprocessors (CMPs) are symmetric, i.e. they are composed of identical cores. These CMPs may consist of complex cores (e.g., Intel Haswell or IBM Power8) or simple and lower-power cores (e.g. ARM Cortex A9 or Intel Xeon Phi). Cores in the former approach have advanced microarchitectural features, such as out-of-order super-scalar pipelines, and they are suitable for running sequential applications which use them efficiently. Cores in the latter approach have a simple microarchitecture and are good for running applications with high thread-level parallelism (TLP).
|
| 534 |
|
|
|a Journal of Computer Science & Technology, 18(1), pp. 71-72.
|
| 650 |
|
4 |
|a MULTIPROCESADORES
|9 42795
|
| 856 |
4 |
0 |
|u https://doi.org/10.24215/16666038.18.e09
|
| 942 |
|
|
|c CP
|
| 952 |
|
|
|0 0
|1 0
|4 0
|6 A1184
|7 3
|8 BD
|9 83236
|a DIF
|b DIF
|d 2025-03-11
|l 0
|o A1184
|r 2025-03-11 17:05:10
|u http://catalogo.info.unlp.edu.ar/meran/getDocument.pl?id=2283
|w 2025-03-11
|y CP
|
| 999 |
|
|
|c 57390
|d 57390
|
