Smith-Waterman protein search with OpenCL on an FPGA

Mostrar todas las versiones(2)
Detalles Bibliográficos
Autor Principal: Rucci, Enzo
Otros autores o Colaboradores: De Giusti, Armando Eduardo, Naiouf, Ricardo Marcelo, García, Carlos Diego, Botella, Guillermo, Prieto-Matias, Manuel
Formato: Capítulo de libro
Lengua:inglés
Temas:
ALGORITMOS
Smith-Waterman
Acceso en línea:http://dx.doi.org/10.1109/Trustcom.2015.634
Consultar en el Cátalogo
Resumen:The well-known Smith-Waterman (SW) algorithm is a high-sensitivity method for local alignments. Unfortunately, SW is expensive in terms of both execution time and memory usage, which makes it impractical in many scenarios. Previous research has shown that massively parallel architectures such as GPUs and FPGAs are able to mitigate the computational problems and achieve impressive speedups. In this paper we explore SW acceleration on an FPGA with OpenCL. We efficiently exploit data and thread-level parallelism on an Altera Stratix V FPGA, obtaining up to 39 GCUPS with less than 25 watt of power consumption.
Notas:Formato de archivo PDF. -- Este documento es producción intelectual de la Facultad de Informática - UNLP (Colección BIPA/Biblioteca)
Descripción Física:1 archivo (361,0 kB)
DOI:10.1109/Trustcom.2015.634

MARC

LEADER 00000naa a2200000 a 4500
003 AR-LpUFIB
005 20250311170448.0
008 230201s2015 xx o 000 0 eng d
024 8 |a DIF-M7611  |b 7831  |z DIF006956 
040 |a AR-LpUFIB  |b spa  |c AR-LpUFIB 
100 1 |a Rucci, Enzo 
245 1 0 |a Smith-Waterman protein search with OpenCL on an FPGA 
300 |a 1 archivo (361,0 kB) 
500 |a Formato de archivo PDF. -- Este documento es producción intelectual de la Facultad de Informática - UNLP (Colección BIPA/Biblioteca) 
520 |a The well-known Smith-Waterman (SW) algorithm is a high-sensitivity method for local alignments. Unfortunately, SW is expensive in terms of both execution time and memory usage, which makes it impractical in many scenarios. Previous research has shown that massively parallel architectures such as GPUs and FPGAs are able to mitigate the computational problems and achieve impressive speedups. In this paper we explore SW acceleration on an FPGA with OpenCL. We efficiently exploit data and thread-level parallelism on an Altera Stratix V FPGA, obtaining up to 39 GCUPS with less than 25 watt of power consumption. 
534 |a IEEE International Conference on Trust, Security and Privacy in Computing and Communications (14ta : 2015 : Helsinki, Finlandia) 
650 4 |a ALGORITMOS 
653 |a Smith-Waterman 
700 1 |a De Giusti, Armando Eduardo 
700 1 |a Naiouf, Ricardo Marcelo 
700 1 |a García, Carlos Diego 
700 1 |a Botella, Guillermo 
700 1 |a Prieto-Matias, Manuel 
856 4 0 |u http://dx.doi.org/10.1109/Trustcom.2015.634 
942 |c CP 
952 |0 0  |1 0  |4 0  |6 A0831  |7 3  |8 BD  |9 82156  |a DIF  |b DIF  |d 2025-03-11  |l 0  |o A0831  |r 2025-03-11 17:04:48  |u http://catalogo.info.unlp.edu.ar/meran/getDocument.pl?id=1528  |w 2025-03-11  |y CP 
999 |c 56732  |d 56732 

Ejemplares similares